Subscribe to:
Post Comments (Atom)
verilog code for multiple bit input demultiplexer
module demux_2x1( input [31:0] a, input s, output [31:0] y0,y1 ); genvar i; for(i =0; i<=31;i=i+1) begin...
-
`timescale 1ns / 1ps module alu( a, b, sel, en, y ); input [3:0] a, b; input [3:0] sel; input en; output reg [7:0] y; always@(*) b...
-
Antenna effect Figure 1: Illustration of the cause of antenna effect. M1 and M2 are the first two metals interconnect layers. ...
-
This is the processes technology based on MOSFET gate length. Let us consider a simple MOSFET, In the above diagram L...
No comments:
Post a Comment