Wednesday, 22 June 2016

Cadence Virtuoso 6.1.4 creating schematic and layout

at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)

verilog code for multiple bit input demultiplexer

module demux_2x1(     input [31:0] a,     input s,     output [31:0] y0,y1     ); genvar i; for(i =0; i<=31;i=i+1) begin...